

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

GERARDUS A.A. BOS ET AL

NL 010979

Serial No.

Group Art Unit

Filed: CONCURRENTLY

Ex.

Title: METHOD FOR TESTING A TESTABLE ELECTRONIC DEVICE

Commissioner for Patents  
Washington, D.C. 20231

PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination, please amend the above-identified application as follows:

IN THE CLAIMS

Please amend claim 3 as follows:

3. (amended) A method as claimed in claim 1, wherein:

the step of serially communicating the first test data (102) is directed from the first test data channel (202, 402) to the first shift register (110, 210, 410);

the step of serially communicating the second test data (104) is directed from the second test data channel (204, 404) to the second shift register (130, 230, 430);

the step of parallelly communicating the first test data (102) is directed from the first shift register (110, 210, 410) to the first plurality of test arrangements; and


the step of parallelly communicating the second test data (104) is directed from the second shift register (130, 230, 430) to the second plurality of test arrangements.

REMARKS

The foregoing amendments to the claim was made solely to avoid filing the claim in the multiple dependent form so as to avoid the additional filing fee.

The claim were not amended in order to address issues of patentability and Applicants respectfully reserve all rights they may have under the Doctrine of Equivalents. Applicants furthermore reserve their right to reintroduce subject matter deleted herein at a later time during the prosecution of this application or continuing applications.

Respectfully submitted,

By   
Michael E. Marion, Reg. 32,266  
Attorney  
914) 333-9641

APPENDIX

3. (amended) A method as claimed in claim 1-~~or~~ 2, wherein:

the step of serially communicating the first test data (102) is directed from the first test data channel (202, 402) to the first shift register (110, 210, 410);

the step of serially communicating the second test data (104) is directed from the second test data channel (204, 404) to the second shift register (130, 230, 430);

the step of parallelly communicating the first test data (102) is directed from the first shift register (110, 210, 410) to the first plurality of test arrangements; and

the step of parallelly communicating the second test data (104) is directed from the second shift register (130, 230, 430) to the second plurality of test arrangements.